DAEHYUN KIM

  • 분류 전체보기 (51)
    • Curriculum Vitae (0)
    • Research (11)
      • FPGA Security (2)
      • Spiking Neural Network (4)
      • RRAM (3)
    • Graduate School (31)
      • TA Life (0)
      • Preparation (3)
      • Research Life (1)
      • To Do (0)
      • GRA Project (0)
      • Course Work (25)
      • About the ML (1)
    • USA Life (6)
    • Travel (0)
    • Study (1)
      • Undergraduate (1)
    • Hidden Page (0)
    • Seminar (0)
    • Tools (2)
      • Python (2)
  • 홈
  • 태그
  • 미디어로그
  • 위치로그
  • 방명록
/ /

[Digital System in Nanometer Nodes] Delay Variation and Post Silicon Tuning, 100118

:)= 2018. 10. 2. 01:14
2018. 10. 2. 01:14


저작자표시 비영리 동일조건 (새창열림)

'Graduate School > Course Work' 카테고리의 다른 글

[Digital System in Nanometer Nodes] Variations and Error Resilient circuits, 100318  (0) 2018.10.04
[Advanced VLSI systems] Buffering and Boolean Logic Gate, 100218  (0) 2018.10.04
[Advanced VLSI systems] Capacitance & Short Channel of MOS, 090618  (0) 2018.10.01
[Advanced VLSI systems] Inverter Characteristics(Perf./Delay Opt + Temp Eff.), 092718  (0) 2018.09.28
[Digital System in Nanometer Nodes] Leakage Control Techniques - 5 + Process Variation - 1, 092618  (0) 2018.09.27

+ Recent posts

Powered by Tistory, Designed by wallel
Rss Feed and Twitter, Facebook, Youtube, Google+

티스토리툴바